View LTC1665_502791.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Final Electrical Specifications
LTC1665 Micropower Octal 8-Bit DAC
February 1999
FEATURES
s s
DESCRIPTION
The LTC(R)1665 integrates eight accurate, addressable, 8-bit digital-to-analog converters (DACs) in a single tiny 16-pin narrow SSOP package. Each buffered DAC consumes just 56A total supply current, yet is capable of supplying DC output currents in excess of 5mA and reliably driving capacitive loads up to 1000pF. Sleep mode further reduces total supply current to a negligible 1A. Linear Technology's proprietary, inherently monotonic architecture provides excellent linearity while allowing for an exceptionally small external form factor. Ultralow supply current, power-saving Sleep mode and extremely compact size make the LTC1665 ideal for battery-powered applications, while its straightforward usability, high performance and wide supply range make it an excellent choice as a general purpose converter. For higher resolution, please refer to the pin compatible LTC1660 micropower octal 10-bit DAC.
, LTC and LT are registered trademarks of Linear Technology Corporation.
s s s s s
s
s s
Tiny: 8 DACs in the Board Space of an SO-8 Ultralow Power: 56A per DAC Plus 1A Sleep Mode for Extended Battery Life Wide 2.7V to 5.5V Supply Range Restores Last DAC Setting After Sleep Asynchronous CLR Function Rail-to-Rail Voltage Outputs Drive 1000pF Reference Range Includes Supply for Ratiometric 0V-to-VCC Output 3-Wire Serial Interface with Schmitt Trigger Inputs and Daisy-Chain Capability Differential Nonlinearity: 0.5LSB Max Pin Compatible with the 10-Bit LTC1660
APPLICATIONS
s s s s s
Mobile Communications Digitally Controlled Amplifiers and Attenuators Portable Battery-Powered Instruments Automatic Calibration for Manufacturing Remote Industrial Devices
BLOCK DIAGRA
GND 1 VOUT A 2 DAC A
16 VCC
DAC H
15 VOUT H
Integral Nonlinearity vs Input Code
1
VOUT B 3 DAC B DAC G 14 VOUT G
0.8 0.6 0.4 0.2
LSB
VOUT C
4
DAC C
DAC F
13 VOUT F
0 -0.2 -0.4 -0.6
VOUT D
5
DAC D
DAC E
12 VOUT E
-0.8 -1 0 64 128 CODE 192 255
1665 G01
REF
6 CONTROL LOGIC ADDRESS DECODER
11
CLR
CS/LD
7
10
DOUT
CLK
8
SHIFT REGISTER
9
DIN
1665 BD
Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.
U
W
U
1
LTC1665 ABSOLUTE
(Note 1)
AXI U
RATI GS
PACKAGE/ORDER I FOR ATIO
TOP VIEW GND VOUT A VOUT B VOUT C VOUT D REF CS/LD CLK 1 2 3 4 5 6 7 8 16 VCC 15 VOUT H 14 VOUT G 13 VOUT F 12 VOUT E 11 CLR 10 DOUT 9 DIN
VCC to GND .............................................. - 0.5V to 7.5V Logic Inputs to GND ................................ - 0.5V to 7.5V VOUT A, VOUT B...VOUT H, REF to GND ................................. - 0.2V to (VCC + 0.2V) Maximum Junction Temperature ......................... 125C Operating Temperature Range LTC1665C.............................................. 0C to 70C LTC1665I ........................................... - 40C to 85C Storage Temperature Range ................ - 65C to 150C Lead Temperature (Soldering, 10 sec)................ 300C
ORDER PART NUMBER LTC1665CGN LTC1665CN LTC1665IGN LTC1665IN GN PART MARKING 1665 1665I
GN PACKAGE 16-LEAD PLASTIC SSOP
N PACKAGE 16-LEAD PDIP
TJMAX = 125C, JA = 150C/W (GN) TJMAX = 125C, JA = 100C/W (N)
Consult factory for Military grade parts.
VCC = 2.7V to 5.5V, VREF VCC, VOUT Unloaded, TA = TMIN to TMAX, unless otherwise noted.
SYMBOL Accuracy Resolution Monotonicity DNL INL VOS FSE Differential Nonlinearity Integral Nonlinearity Offset Error VOS Temperature Coefficient Full-Scale Error Full-Scale Error Temperature Coefficient Reference Input Input Voltage Range Resistance Capacitance IREF VCC ICC Reference Current Positive Supply Voltage Supply Current Power Supply For Specified Performance VCC = 5V (Note 3) VCC = 3V (Note 3) Sleep Mode (Note 3) VOUT = 0V, VCC = VREF = 5V, Code = 255 VOUT = VCC = VREF = 5V, Code = 0 Rising (Notes 4, 5) Falling (Notes 4, 5) To 0.5LSB (Notes 4, 5)
q q q q q q
ELECTRICAL CHARACTERISTICS
PARAMETER
CONDITIONS
MIN 8 8
TYP
MAX
UNITS Bits Bits
VREF VCC - 0.1V (Note 2) VREF VCC - 0.1V (Note 2) VREF VCC - 0.1V (Note 2) Measured at Code 4 VCC = 5V, VREF = 4.096V
q q q q
0.1 0.2 4 15 1 30 0 35 65 15 0.001 2.7 450 340 1 10 10 30 27 0.60 0.25 30
0.5 1.0 30 4
V/C LSB V/C VCC V k pF 1 5.5 730 550 3 100 120 A V A A A mA mA V/s V/s s
q
Not in Sleep Mode (Note 6) Sleep Mode
q
q
DC Performance Short-Circuit Current Low Short-Circuit Current High AC Performance Voltage Output Slew Rate Voltage Output Settling Time
q q
2
U
LSB LSB mV
W
U
U
WW
W
LTC1665
VCC = 2.7V to 5.5V, VREF VCC, VOUT Unloaded, TA = TMIN to TMAX, unless otherwise noted.
SYMBOL Digital I/O VIH VIL VOH VOL ILK CIN Digital Input High Voltage Digital Input Low Voltage Digital Output High Voltage Digital Output Low Voltage Digital Input Leakage Digital Input Capacitance VCC = 2.7V to 5.5V VCC = 2.7V to 3.6V VCC = 4.5V to 5.5V VCC = 2.7V to 5.5V IOUT = - 1mA, DOUT Only IOUT = 1mA, DOUT Only VIN = GND to VCC (Note 6)
q q q q q q q q
ELECTRICAL CHARACTERISTICS
PARAMETER
CONDITIONS
MIN 2.4 2.0
TYP
MAX
UNITS V V
0.8 0.6 VCC - 1 0.4 10 10
V V V V A pF
TI I G CHARACTERISTICS
SYMBOL t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 PARAMETER DIN Valid to CLK Setup DIN Valid to CLK Hold CLK High Time CLK Low Time CS/LD Pulse Width LSB CLK High to CS/LD High CS/LD Low to CLK High DOUT Propagation Delay CLK Low to CS/LD Low CLR Pulse Width CS/LD High to CLK Positive Edge DIN Valid to CLK Setup DIN Valid to CLK Hold CLK High Time CLK Low Time CS/LD Pulse Width LSB CLK High to CS/LD High CS/LD Low to CLK High DOUT Propagation Delay CLK Low to CS/LD Low CLR Pulse Width CS/LD High to CLK Positive Edge VCC = 4.5V to 5.5V
VCC = 2.7V to 5.5V (Note 6) (Note 6) (Note 6) (Note 6) (Note 6) (Note 6) (Note 6) CLOAD = 15pF (Note 6) (Note 6) (Note 6) (Note 6)
q q q q q q q q q q q
The q denotes specifications which apply over the full operating temperature range. Note 1: Absolute maximum ratings are those values beyond which the life of a device may be impaired. Note 2: Nonlinearity and monotonicity are defined from code 4 to code 255 (full scale). See Applications Information.
UW
(See Figure 1)
CONDITIONS
q q
MIN 40 0 30 30 80 30 80 5 20 100 30 60 0 50 50 100 50 100 5 30 120 30
TYP 15 -11 5 7 30 4 26 26 0 37 0 20 -14 8 12 30 5 27 47 0 41 0
MAX
UNITS ns ns ns ns ns ns ns
(Note 6) (Note 6) (Note 6) (Note 6) (Note 6) CLOAD = 15pF (Note 6) (Note 6) (Note 6) (Note 6)
q q q q q q q q q
80
ns ns ns ns ns ns ns ns ns ns ns
150
ns ns ns ns
Note 3: Digital inputs at 0V or VCC. Note 4: Load is 10k in parallel with 100pF. Note 5: VCC = VREF = 5V. DAC switched between 0.1VFS and 0.9VFS, i.e., codes k = 26 and k = 230. Note 6: Guaranteed by design and not subject to test.
3
LTC1665 TYPICAL PERFOR A CE CHARACTERISTICS UW
Integral Nonlinearity (INL)
1 0.8 0.6 0.4 0.2
LSB LSB
0.5 0.4 0.3 0.2 0.1 0 -0.1 -0.2 -0.3 -0.4 -0.5
Differential Nonlinearity (DNL)
0 -0.2 -0.4 -0.6 -0.8 -1 0 64 128 CODE 192 255
1665 G01
0
64
128 CODE
192
255
1665 G02
Minimum Supply Headroom vs Load Current (Output Sourcing)
1400 1200 1000
VCC - VOUT (mV)
Minimum VOUT vs Load Current (Output Sinking)
1400 1200 VCC = 5V CODE = 0
VREF = 4.096V VOUT < 1LSB CODE = 255 125C
VOUT (mV)
125C
1000 800 25C 600 -55C 400 200 0
800 600
25C -55C
400 200 0 0 2
|I |
4 6 OUT (mA) (Sourcing)
8
10
1665 G03
0
2
|IOUT| (mA) (Sinking)
4
6
8
10
1665 G04
4
LTC1665 TYPICAL PERFOR A CE CHARACTERISTICS
Midscale Output Voltage vs Load Current
3 2.9 2.8 2.7 2.6 2.5 2.4 2.3 2.2 2.1 2 -30 -20 SOURCE -10 SINK 20 30
1665 G05
VREF = VCC CODE = 128 VCC = 5.5V
VOUT (V)
VOUT (V)
VCC = 5V
VCC = 4.5V
0 10 IOUT (mA)
Load Regulation vs Output Current
0.5 VCC = VREF = 5V CODE = 128 0.5
0.25
VOUT (LSB)
VOUT (LSB)
0
-0.25
-0.5 -2
SOURCE -1 0 IOUT (mA)
UW
SINK
Midscale Output Voltage vs Load Current
2 1.9 1.8 1.7 1.6 1.5 1.4 1.3 1.2 1.1 1 -15 -12 -8 SOURCE SINK 8 12 15
1665 G06
VREF = VCC CODE = 128 VCC = 3.6V VCC = 3V
VCC = 2.7V
-4 0 4 IOUT (mA)
Load Regulation vs Output Current
VCC = VREF = 3V CODE = 128
0.25
0
-0.25
-0.5 1 2
1665 G07
SOURCE 0 IOUT (A)
SINK 500
1665 G08
-500
5
LTC1665 TYPICAL PERFOR A CE CHARACTERISTICS
Large-Signal Step Response
5 CODE = 230 VCC = VREF = 5V 10% TO 90% STEP
4
SUPPLY CURRENT (mA)
SUPPLY CURRENT (A)
VOUT (V)
3
2
1 CODE = 26
0 0
20
40 60 TIME (s)
PIN FUNCTIONS
GND (Pin 1): System Ground. VOUT A to VOUT H (Pins 2-5 and 12-15): DAC Analog Voltage Outputs. The output range is DIN (Pin 9): Serial Interface Data Input. Data on the DIN pin is shifted into the 16-bit register on the rising edge of CLK. CMOS and TTL compatible. DOUT (Pin 10): Serial Interface Data Output. Data appears on DOUT 16 positive CLK edges after being applied to DIN. May be tied to DIN of another LTC1665 for daisy-chain operaton. CMOS and TTL compatible. CLR (Pin 11): Asynchronous Clear Input. All internal shift and DAC registers are cleared to zero at the falling edge of the CLR signal, forcing the analog outputs to zero scale. CMOS and TTL compatible. VCC (Pin 16): Supply Voltage Input. 2.7V VCC 5.5V.
255 0 to VREF 256
REF (Pin 6): Reference Voltage Input. 0V VREF VCC. CS/LD (Pin 7): Serial Interface Chip Select/Load Input. When CS/LD is low, CLK is enabled for shifting data on DIN into the register. When CS/LD is pulled high, CLK is disabled and data is loaded from the shift register into the specified DAC register(s), updating the analog output(s). CMOS and TTL compatible. CLK (Pin 8): Serial Interface Clock Input. CMOS and TTL compatible.
6
UW
80
Supply Current vs Logic Input Voltage
2 ALL DIGITAL INPUTS SHORTED TOGETHER 1.6
500 480 460 440 420 400 380 360 340 320
Supply Current vs Temperature
VCC = 5.5V VCC = 4.5V VCC = 3.6V
1.2
0.8
VCC = 2.7V
0.4
0
100
1665 G09
0
1 2 3 4 LOGIC INPUT VOLTAGE (V)
5
1665 G10
300 -55 -35 -15
5 25 45 65 85 105 125 TEMPERATURE (C)
1665 G11
U
U
U
LTC1665
DEFINITIONS
Differential Nonlinearity (DNL): The difference between the measured change and the ideal 1LSB change for any two adjacent codes. The DNL error between any two codes is calculated as follows: DNL = (VOUT - LSB)/LSB Where VOUT is the measured voltage difference between two adjacent codes. Digital Feedthrough: The glitch that appears at the analog output caused by AC coupling from the digital inputs when they change state. The area of the glitch is specified in (nV)(sec). Full-Scale Error (FSE): The deviation of the actual fullscale voltage from ideal. FSE includes the effects of offset and gain errors (see Applications Information). Integral Nonlinearity (INL): The deviation from a straight line passing through the endpoints of the DAC transfer curve (Endpoint INL). Because the output cannot go below zero, the linearity is measured between full scale and the lowest code which guarantees the output will be greater than zero. The INL error at a given input code is calculated as follows: INL = [VOUT - VOS - (VFS - VOS)(code/255)]/LSB Where VOUT is the output voltage of the DAC measured at the given input code. Least Significant Bit (LSB): The ideal voltage difference between two successive codes. LSB = VREF/256 Resolution (n): Defines the number of DAC output states (2n) that divide the full-scale range. Resolution does not imply linearity. Voltage Offset Error (VOS): Nominally, the voltage at the output when the DAC is loaded with all zeros. A single supply DAC can have a true negative offset, but the output cannot go below zero (see Applications Information). For this reason, single supply DAC offset is measured at the lowest code that guarantees the output will be greater than zero.
BLOCK DIAGRA
W
U
U
GND
1
16 VCC
VOUT A
2
DAC A
DAC H
15 VOUT H
VOUT B
3
DAC B
DAC G
14 VOUT G
VOUT C
4
DAC C
DAC F
13 VOUT F
VOUT D
5
DAC D
DAC E
12 VOUT E
REF
6 CONTROL LOGIC ADDRESS DECODER
11
CLR
CS/LD
7
10
DOUT
CLK
8
SHIFT REGISTER
9
DIN
1665 BD
7
LTC1665 TI I G DIAGRA
CLK t9 DIN t5 CS/LD t8 DOUT A3 A2 A1 X1 X0 A3
1665 TD
OPERATIO
Transfer Function The ideal transfer function for the LTC1665 is
k VOUT(IDEAL) = VREF 256
where k is the decimal equivalent of the binary DAC input code D7-D0 and VREF is the voltage at REF (Pin 6). Power-On Reset The LTC1665 positively clears the outputs to zero scale when power is first applied, making system initialization consistent and repeatable. Power Supply Sequencing The voltage at REF (Pin 6) must not ever exceed the voltage at VCC (Pin 16) by more than 0.2V. Particular care should be taken to assure that this limit is observed during power supply turn-on and turn-off sequences. See Absolute Maximum Ratings section. Serial Interface Referring to Figure 2: With CS/LD held low, data on the D IN input is shifted into the 16-bit shift register on the positive edge of CLK. The 4-bit DAC address, A3-A0, is loaded first (see Table 2), then the 8-bit input code, D7-D0, ordered MSB-to-LSB in each case. Four don't-care bits, X3-X0, are loaded last. When the full 16-bit word has been shifted
8
W
t1 t2 t3 t4 t6 t11 A3 t7 A2 A1 X1 X0
U
UW
Figure 1
in, CS/LD is pulled high, loading the DAC register with the word and causing the addressed DAC output(s) to update. The clock is disabled internally when CS/LD is high. Note: CLK must be low before CS/LD is pulled low. The buffered serial output of the shift register is available on the DOUT pin, which swings from GND to VCC. Data appears on DOUT 16 positive CLK edges after being applied to DIN. Multiple LTC1665's can be controlled from a single 3-wire serial port (i.e., CLK, DIN and CS/LD) by using the included "daisy-chain" facility. A series of m chips is configured by connecting each DOUT (except the last) to DIN of the next chip, forming a single 16m-bit shift register. The CLK and CS/LD signals are common to all chips in the chain. In use, CS/LD is held low while m 16-bit words are clocked to DIN of the first chip; CS/LD is then pulled high, updating all of them simultaneously. Sleep Mode DAC address 1110b is reserved for the special Sleep instruction (see Table 2). In this mode, internal bias currents are disabled while all digital circuitry stays fully active; static power consumption is thus virtually eliminated. The analog outputs are set in a high impedance state and all DAC settings are retained in memory so that when Sleep mode is exited, the outputs of DACs not updated by the Wake command are restored to their last active state.
LTC1665
OPERATIO
CLK
DIN
CS/LD
(ENABLE CLK)
DOUT
Table 1. LTC1665 Input Word
A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0 X3 X2 X1 X0
Address/Control
Sleep mode is initiated by performing a load sequence to address 1110b (the DAC input word D7-D0 is ignored). Once in Sleep mode, a load sequence to any other address (including "No Change" addresses 0000b and 1001-1101b) causes the LTC1665 to Wake. It is possible to keep one or more chips of a daisy chain in continuous Sleep mode by giving the Sleep instruction to these chips each time the active chips in the chain are updated. Voltage Outputs Each of the eight rail-to-rail output amplifiers contained in the LTC1665 can source or sink up to 5mA. The outputs swing to within a few millivolts of either supply rail when unloaded and have an equivalent output resistance of 85 when driving a load to the rails. The output amplifiers are stable driving capacitive loads up to 1000pF. A small resistor placed in series with the output can be used to achieve stability for any load capacitance. For example, a 0.1F load can be successfully driven by inserting a 110 resistor. The phase margin of the resulting circuit is 45, and increases monotonically from this point if larger values of resistance, capacitance or both are substituted for the values given.
U
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0 X3 X2 X1 X0 ADDRESS/CONTROL INPUT CODE INPUT WORD W0 (UPDATE OUTPUT) DON'T CARE A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0 X3 X2 X1 X0 A3 INPUT WORD W-1 INPUT WORD W0
1660 F02
Figure 2. Register Loading Sequence
Table 2. DAC Address/Control Functions
ADDRESS/CONTROL A3 A2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 A1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 A0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 DAC STATUS No Change Load DAC A Load DAC B Load DAC C Load DAC D Load DAC E Load DAC F Load DAC G Load DAC H No Change No Change No Change No Change No Change No Change Load ALL DACs with Same 8-Bit Code SLEEP STATUS Wake Wake Wake Wake Wake Wake Wake Wake Wake Wake Wake Wake Wake Wake Sleep Wake 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
Input Code
Don't Care
9
LTC1665
APPLICATIONS INFORMATION
Rail-to-Rail Output Considerations In any rail-to-rail DAC, the output is limited to voltages within the supply range. If the DAC offset is negative, the output for the lowest codes limits at 0V as shown in Figure 3b. Similarly, limiting can occur near full scale when the REF pin is tied to VCC. If VREF = VCC and the DAC full-scale error (FSE) is positive, the output for the highest codes limits at VCC as shown in Figure 3c. No full-scale limiting can occur if VREF is less than VCC - FSE. Offset and linearity are defined and tested over the region of the DAC transfer function where no output limiting can occur.
OUTPUT VOLTAGE
0
OUTPUT VOLTAGE
0V NEGATIVE OFFSET INPUT CODE (b)
1665 F03
Figure 3. Effects of Rail-to-Rail Operation On a DAC Transfer Curve. (a) Overall Transfer Function (b) Effect of Negative Offset for Codes Near Zero Scale (c) Effect of Positive Full-Scale Error for Input Codes Near Full Scale When VREF = VCC
10
U
W
U
U
VREF = VCC
POSITIVE FSE
OUTPUT VOLTAGE
INPUT CODE (c) VREF = VCC
128 INPUT CODE (a)
255
LTC1665
PACKAGE DESCRIPTION U
Dimensions in inches (millimeters) unless otherwise noted. GN Package 16-Lead Plastic SSOP (Narrow 0.150)
(LTC DWG # 05-08-1641)
0.189 - 0.196* (4.801 - 4.978) 16 15 14 13 12 11 10 9 0.009 (0.229) REF
0.229 - 0.244 (5.817 - 6.198)
0.150 - 0.157** (3.810 - 3.988)
1
23
4
56
7
8
0.015 0.004 x 45 (0.38 0.10) 0.007 - 0.0098 (0.178 - 0.249) 0.016 - 0.050 (0.406 - 1.270)
* DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE ** DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE
0.053 - 0.068 (1.351 - 1.727)
0.004 - 0.0098 (0.102 - 0.249)
0 - 8 TYP
0.008 - 0.012 (0.203 - 0.305)
0.025 (0.635) BSC
GN16 (SSOP) 0398
N Package 16-Lead PDIP (Narrow 0.300)
(LTC DWG # 05-08-1510)
0.770* (19.558) MAX 16 15 14 13 12 11 10 9
0.255 0.015* (6.477 0.381)
1 0.300 - 0.325 (7.620 - 8.255) 0.130 0.005 (3.302 0.127) 0.020 (0.508) MIN
2
3
4
5
6
7
8
0.045 - 0.065 (1.143 - 1.651)
0.009 - 0.015 (0.229 - 0.381)
0.065 (1.651) TYP 0.125 (3.175) MIN 0.100 0.010 (2.540 0.254) 0.018 0.003 (0.457 0.076)
N16 1197
(
+0.035 0.325 -0.015 8.255 +0.889 -0.381
)
*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)
11
LTC1665
TYPICAL APPLICATION
4-Channel DAC with Increased Resolution
VCC GND R1 1k VOUT1 0.1F R2 255k VOUT B 3 DAC B DAC G 14 VOUT G LTC1665 1 16 VCC
VOUT A
VOUT2
VOUT C
VOUT D
REF 4.096V CS/LD
3-WIRE SERIAL INTERFACE
CLK
RELATED PARTS
PART NUMBER LTC1660 LTC1661 LTC1446/LTC1446L LTC1448 LTC1454/LTC1454L LTC1458/LTC1458L LTC1590 LTC1659 LT1460 DESCRIPTION Octal 10-Bit VOUT DAC in 16-Pin Narrow SSOP Dual 10-Bit VOUT DAC in 8-Lead MSOP Package Dual 12-Bit VOUT DACs in SO-8 Package with Internal Reference Dual 12-Bit VOUT DAC in SO-8 Package Dual 12-Bit VOUT DACs in SO-16 Package with Added Functionality Quad 12-Bit Rail-to-Rail Output DACs with Added Functionality Dual 12-Bit IOUT DAC in SO-16 Package Single Rail-to-Rail 12-Bit VOUT DAC in 8-Lead MSOP Package VCC: 2.7V to 5.5V Micropower Precision Series Reference, 2.5V, 5V, 10V Versions COMMENTS VCC = 2.7V to 5.5V Micropower Rail-to-Rail Output VCC = 2.7V to 5.5V Micropower Rail-to-Rail Output LTC1446: VCC = 4.5V to 5.5V, VOUT = 0V to 4.095V LTC1446L: VCC = 2.7V to 5.5V, VOUT = 0V to 2.5V VCC = 2.7V to 5.5V, External Reference Can Be Tied to VCC LTC1454: VCC = 4.5V to 5.5V, VOUT = 0V to 4.095V LTC1454L: VCC = 2.7V to 5.5V, VOUT = 0V to 2.5V LTC1458: VCC = 4.5V to 5.5V, VOUT = 0V to 4.095V LTC1458L: VCC = 2.7V to 5.5V, VOUT = 0V to 2.5V VCC = 4.5V to 5.5V, 4-Quadrant Multiplication Low Power Multiplying VOUT DAC. Output Swings from GND to REF. REF Input Can Be Tied to VCC 0.075% Max, 10ppm/C Max, Only 130A Supply Current
1665i LT/TP 0299 4K * PRINTED IN THE USA
12
Linear Technology Corporation
1630 McCarthy Blvd., Milpitas, CA 95035-7417
(408)432-1900 q FAX: (408) 434-0507 q www.linear-tech.com
U
2 4 5 6 7 8
DAC A
DAC H
15
VOUT H
VOUT4
DAC C
DAC F
13
VOUT F
VOUT3
DAC D
DAC E
12
VOUT E
11 CONTROL LOGIC ADDRESS DECODER
CLR
10
DOUT DIN
SHIFT REGISTER
9
VOUT1 =
VREF 256
))))
R2 R1 + R2 CODEA + R1 R1 + R2 255 256 CODEA + 1 256 CODEB
CODEB
=
4.096 256
1665 TA01
(c) LINEAR TECHNOLOGY CORPORATION 1999

▲Up To Search▲

Price & Availability of LTC1665

	To Download LTC1665 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .